8-21-00

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

CERTIFICATE OF EXPRESS MAILING
This transmittal and the documents and/or fees itemizedhereon and

attached hereto have been deposited as "Express Mail Post Office to Addressee" in accordance with 37 C.F.R §1.10 with Express Mail Mailing Label Number EL687732095US

Attorney Docket No.: KLS1P001A

First Named Inventor:

ROSTOKER, Michael



# UTILITY PATENT APPLICATION TRANSMITTAL (37 CFR. § 1.53(b))

(Continuation, Divisional or Continuation-in-part application)

Box P	rant Commissioner for Patents Patent Application ington, DC 20231	Duplicate for fee processing
Sir:	This is a request for filing a patent application under 37 CFF Michael Rostoker and Joel Silv	
For:	PLUG-AND-PLAY DATA CABLE WITH PROTOCOL	
	This application is a Continuation Divisional or Application No.: <b>08/970,992</b> , from which priority under 35	
Application of the second of t	The entire disclosure of the prior application herein supplied is considered as being part of application and is hereby incorporated by reference.	The disclosure of the accompanying berence therein.  atement attached deleting inventor(s)
Accon	npanying Application Parts:  Assignment and Assignment Recordation Cover Sheet	(recording fee of \$40.00 enclosed)
applic	Power of Attorney  37 CFR 3.73(b) Statement by Assignee  Information Disclosure Statement with Form PTO-144  Preliminary Amendment (New claims numbered after eation.)	19 Copies of IDS Citations
	D 1 C2	

Return Receipt Postcard  Small Entity Statement(s)  Gesired.  Other:	ment filed in prior appl	ication. Status	still proper and
Claim For Foreign Priority			
Priority of Application No is claimed under 35 U.S.C. § 119.  The certified copy has been file The certified copy will follow.		J.S. Application	n No
Extension of Time for Prior Pending Application			
A Petition for Extension of Time is being coapplication. A copy of the Petition for Exte			
Amendments			
Amend the specification by inserting before the first line the sentence: "This is a  Continuation			
Fee Calculation (37 CFR § 1.16)			,
$ \begin{array}{c cccc} (\text{Col. 1}) & (\text{Col. 2}) \\ \underline{\text{NO. FILED}} & \underline{\text{NO. EXTRA}} \\ \text{BASIC FEE} \\ \text{TOTAL CLAIMS} & \underline{42} & -20 = \underline{22} \\ \text{INDEP CLAIMS} & \underline{11} & -03 = \underline{11} \\ [\ ] \text{ Multiple Dependent Claim Presented} \\ * \text{ If the difference in Col. 1 is less} \\ \text{than zero, enter "0" in Col. 2.} \\ \end{array} $	SMALL ENTITY  RATE FEE \$345 \$  x9 = \$  x39 = \$  \$135 = \$  Total \$	OR OR OR OR OR OR OR	RATE FEE \$690 \$ 690.00 x18 = \$ 396.00 x78 = \$ 858.00 \$270 = \$ Total \$1,944.00
Check No. 6851 in the amount of \$1,984.00 is enclosed.			
The Commissioner is authorized to charge any required, or to credit any overpayment, to Deposit			
General Authorization for Petition for Extension of	Time (37 CFR §1.136	0)	

Page 2 of 3

123	
1II	
121	
gua gua	
IJ.	
ned.	
Į÷	
122	
173	
l mia	
IJ.	
1.3	

Applicants hereby make and general	ly authorize any Petitions for Extensions of Time as may be
needed for any subsequent filings. The Co	ommissioner is also authorized to charge any extension fees unde
37 CFR §1.17 as may be needed to Depos	it Account No. 50-0384 (Order No. KLS1P001A).
Please send correspondence to the fo	ollowing address:
HICKMA	N COLEMAN & HUGHES, LLP
	P.O. Box 52037
Palo	Alto, California 94303-0746
(	(650) 470-7430 telephone
	(650) 470-7440 facsimile
Data: Assessed 18, 2000	Al A Hand
Date: August 18, 2000	Robert D. Hayden
	INTUELL II. LINVUEH //

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:	Attorney Docket No. KLS1P001A	82 82
ROSTOKER et al.	Examiner: Unassigned	6422
Application No. Unassigned )	Group Art Unit: Unassigned	
Filed: Herewith	Date: August 18, 2000	'n —
For: PLUG-AND-PLAY DATA CABLE ) WITH PROTOCOL TRANSLATION )		

#### **CERTIFICATE OF MAILING**

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class Mail to: Assistant Commissioner for Patents, Washington, D.C. 20231 on August 18, 2000.

Signed:

Yvonne Mock

# PRELIMINARY AMENDMENT A

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

Applicants submit this Preliminary Amendment concurrently with a request for a Continuation pursuant to 37 C.F.R. 1.53(b) of prior Application No. 08/970, 992, from which priority under 35 U.S.C. §120 is claimed. Please enter the following preliminary amendment prior to examining the above-identified patent application.

### In The Claims:

Please add the following new claims:

35. (new) A method for plug-and-play compatibility between a first apparatus capable of digitally communicating with a first protocol through a first apparatus connector and a second apparatus capable of digitally communicating with a second protocol through a second apparatus connector, said method comprising:

determining a first communication protocol received at a first apparatus connector; enabling a first protocol driver appropriate to said determined first protocol in a first protocol processor;

translating digital communications provided at said first apparatus connector in said first protocol into digital communications at said second apparatus connector in said second protocol through said first protocol processor and then said second protocol processor; and

translating digital communications provided at said second apparatus connector in said second protocol into digital communications at said first apparatus connector in said first protocol through said second protocol processor and then said first protocol processor.

- 36. (new) A method for plug-and-play compatibility as recited in claim 35, wherein enabling said first protocol driver includes selecting said first protocol driver from a collection of drivers stored in a memory coupled to said first protocol processor.
- 37. (new) A method for plug-and-play compatibility as recited in claim 35, wherein enabling said first protocol driver includes downloading said first protocol driver through said first apparatus connector to a memory coupled to said first protocol processor.
  - 38. (new) A single chip protocol translator comprising:
  - a unitary semiconductor substrate integrating a translation circuitry; and
- a memory coupled to said translation circuitry, wherein said translation circuitry is capable of communicating with first external devices with a first protocol and with second external devices with a second protocol, said first protocol being different from said second protocol, and wherein said first protocol is implemented with a first driver stored in said memory and said second protocol is implemented with a second driver stored in said memory.
- 39. (new) A single chip protocol translator recited in claim 38, wherein said memory stores a collection of drivers, and wherein said translation circuitry selects an appropriate driver for at least one of said first driver and said second driver selected from said collection of drivers.
- 40. (new) A single chip protocol translator recited in claim 38, wherein at least one of said first driver and said second driver is loaded into memory from at least one of said collection of drivers.

41. (new) A method for plug-and-play compatibility of a protocol translation circuitry, said method comprising:

determining a first communication protocol received at a first group of terminals of said protocol translation circuitry;

enabling a first protocol driver appropriate to said determined first protocol in a first protocol processor within said protocol translation circuitry;

translating digital communications in said first protocol provided at said first group of terminals into digital communications in a second protocol at a second group of terminals through said first protocol processor and then a second protocol processor; and

translating digital communications in said second protocol provided at said second group of terminals into digital communications in said first protocol at said first group of terminals through said second protocol processor and then said first protocol processor.

- 42. (new) A method for plug-and-play compatibility as recited in claim 41, wherein enabling said first protocol driver includes selecting said first protocol driver from a collection of drivers stored in a memory coupled to said first protocol processor.
- 43. (new) A method for plug-and-play compatibility as recited in claim 41, wherein enabling said first protocol driver includes downloading said first protocol driver through said first group of terminals to a memory coupled to said first protocol processor.
- 44. (new) A protocol translation circuitry for plug-and-play compatibility, comprising:
  - a first group of terminals for receiving first digital communications in a first protocol;
- a second group of terminals for receiving second digital communications in a second protocol;
  - a first protocol processor coupled to said first group of terminals; and
- a second protocol processor coupled to said second group of terminals, wherein said first protocol processor determines said first protocol received at said first group of terminals and enables in said first protocol processor a first driver appropriate to said determined first protocol, and wherein said first digital communications provided at said first group of terminals in said first protocol are translated through said first protocol processor and then said second protocol processor into translated first digital communications in said second protocol at said second group of terminals, and said second digital communications received

at said second group of terminals in said second protocol are translated through said second protocol processor and then said first protocol processor into translated second digital communications in said first protocol at said first group of terminals.

- 45. (new) A protocol translation circuitry as recited in claim 44, further comprising a memory coupled to said first protocol processor, wherein said memory stores a collection of protocol drivers, and said first protocol processor selects said first protocol driver from said collection of protocol drivers.
- 46. (new) A protocol translation circuitry as recited in claim 44, further comprising a memory coupled to said first protocol processor, wherein said first protocol driver is loaded through said first group of terminals into said memory.
- 47. (new) A cable assembly for plug-and-play capability between a first apparatus capable of digitally communicating with a first protocol through a first apparatus connector and a second apparatus capable of digitally communicating with a second protocol through a second apparatus connector, comprising:
  - a first cable connector adapted to be coupled to said first apparatus connector;
  - a second cable connector adapted to be coupled to said second apparatus connector;
- an electrical cable coupling said first cable connector to said second cable connector, said electrical cable including a plurality of conductors;
- a translation circuitry for translating digital communications provided at said first apparatus connector in said first protocol into digital communications at said second apparatus connector in said second protocol, and for translating digital communications provided at said second apparatus connector in said second protocol into digital communications at said first apparatus connector in said first protocol, wherein said translation circuitry determines said first protocol and enables a first protocol driver appropriate to said determined first protocol in said translation circuitry.
- 48. (new) A cable assembly as recited in claim 47, wherein said translation circuitry includes a memory that stores a collection of protocol drivers, and said translation circuitry selects said first protocol driver from said collection of protocol drivers.

- 49. (new) A cable assembly as recited in claim 47, wherein said translation circuitry includes a memory, and said first protocol driver is loaded through said first cable connector into said memory.
  - 50. (new) A protocol translator for plug-and-play compatibility, comprising:
  - a first group of terminals for receiving first digital communications in a first protocol;
- a second group of terminals for receiving second digital communications in a second protocol; and
- a translation circuitry provided between said first group of terminals and said second group of terminals, wherein said translation circuitry determines said first protocol received at said first group of terminals and enables a first protocol driver appropriate to said determined first protocol in said translation circuitry, such that said translation circuitry translates said first digital communications in said first protocol provided at said first group of terminals into translated first digital communications in said second protocol at said second group of terminals, and also translates said second digital communications in said second protocol provided at said second group of terminals into translated second digital communications in said first protocol at said first group of terminals.
- 51. (new) A protocol translator as recited in claim 50, further comprising a memory coupled to said translation circuitry, wherein said memory stores a collection of protocol drivers, and said translation circuitry selects said first protocol driver from said collection of protocol drivers.
- 52. (new) A protocol translator as recited in claim 50, further comprising a memory coupled to said translation circuitry, wherein said first protocol driver is loaded through said first group of terminals into said memory.
- 53. (new) A method for plug-and-play compatibility of a protocol translation circuitry, said method comprising:

determining a first communication protocol received at a first group of terminals of said protocol translation circuitry;

enabling a first protocol driver appropriate to said determined first protocol in said protocol translation circuitry;

translating digital communications in said first protocol provided at said first group of terminals into digital communications in a second protocol at a second group of terminals through said translation circuitry; and

translating digital communications in said second protocol provided at said second group of terminals into digital communications in said first protocol at said first group of terminals through said translation circuitry.

54. (new) A method for plug-and-play compatibility as recited in claim 53, wherein enabling said first protocol driver includes selecting said first protocol driver from a collection of drivers stored in a memory coupled to said translation circuitry.

55. (new) A method for plug-and-play compatibility as recited in claim 53, wherein enabling said first protocol driver includes downloading said first protocol driver through said first group of terminals to a memory coupled to said translation circuitry.

## **REMARKS**

This Preliminary Amendment A is submitted to place the claims in a form for first examination by the Examiner. Applicants believe that all pending claims are allowable over the known prior art, and respectfully requests a Notice of Allowance for this application from the Examiner. Should the Examiner believe that a telephone conference would expedite the prosecution of this application, the undersigned can be reached at the telephone number set out below.

Respectfully submitted,

HICKMAN COLEMAN & HUGHES, LLP

Robert D. Hayden Reg. No. 42,645

P.O. Box 52037

Palo Alto, CA 94303-0746 Telephone: (650) 470-7430

# Plug-And-Play Data Cable With Protocol Translation

#### <u>by</u>

#### Michael Rostoker and Joel Silverman

5

#### **Description**

# Cross Reference to Related Applications

#### Technical Field

This invention relates generally to data cables, and more particularly to "smart" data cables which include data translation circuitry.

#### **Background Art**

There is often a need or a desire to permit the digital electronic communication between two or more digital electronic apparatus. For example, it is often desirable to have a personal computer interfaced with a local area network (LAN). To implement the digital electronic communication between the computer and the network, various communication protocols have been developed. For example, Ethernet is a common communication protocol used in many local area networks.

In practice, in order to network a personal computer, a network card is installed in the computer. Often, the network card includes an Ethernet port. A cable assembly, typically including Ethernet connectors at both ends, can be used to connect the Ethernet port of the network card into the network system.

A problem can sometimes arise when two or more apparatus are configured to communicate with different communication protocols. For example, laptop computers are not often provided with Ethernet cards, and therefore cannot directly communicate with Ethernet networks or other apparatus communicating using

30

25

20

tent and then the man man man man is that were man your man then the first the first that the fi

5

10

15

20

25

30

Ethernet protocols. One solution is to add a PCMCIA Ethernet card to the portable computer to allow its connection to an Ethernet network. However, standard PCMCIA Ethernet cards have considerable associated overhead from both a hardware and a software point of view. Further, the speed of the Ethernet connection is limited by the speed of the PCMCIA interface. External devices that add Ethernet capabilities to lap-tops undesirably add size and weight to the overall system.

This communication problem will be further explained with reference to Figs. 1A-1C. In Fig. 1A, a first apparatus 10 is coupled to a second apparatus 12 by a cable assembly 14. Apparatus 10 can be, for example, a personal computer provided with a network card 16 having an Ethernet port (connector) 18. The apparatus 12 can be any number of other types of computer equipment including a network hub, a personal computer, a printer, etc., and is provided with its own network card 20 with Ethernet port (connector) 21. It should be noted that the circuitry of network cards 16 or 20 can be integrated into the electronics of the apparatus 10 or 12, respectively. For example, the circuitry of network card 16 can be provided on the mother board of a personal computer apparatus 10.

The cable assembly 14 includes a first connector 22, a second connector 24, and a cable 26 extending between the two connectors. Connector 22 engages with connector 18 of Ethernet card 16, and connector 24 engages with connector 21 of Ethernet card 20. Since both apparatus 10 and apparatus 12 are communicating with the same communication protocol, *i.e.* with an Ethernet protocol, a simple connection by cable assembly 14 suffices to place the two pieces of apparatus into digital electronic communication.

A problem arises when two apparatus attempt to communicate using two different communication protocols. For example, in Fig. 1B, it may be desirable to have a first apparatus 10 communicate with a second apparatus 12 which communicates by a different communication protocol. That is, the apparatus 10 might be provided with an Ethernet ported network card 16 while apparatus 12 might be provided with a serial communications (e.g. an RS-232) card 28. In such instances, a translator box 30 can be provided which communicates with an Ethernet communication protocol at a first port 32 and with a serial communication protocol at a second port 34. Devices including interface cards are examples of such translator boxes 30.

KLSI1P001 Patent

15

20

25

30

In Fig. 1C, a first apparatus 10 is coupled to a second apparatus 12 by a "smart" cable 36. In an example, the apparatus 10 has a card 38 communicating with a first communication protocol, and apparatus 12 has a card 40 communicating with a second communication protocol. However, instead of having a separate translator box 30 as explained with reference to Fig. 1B, the smart cable 36 of Fig. 1C includes embedded circuitry for translating the communication protocol of apparatus 10 into the communication protocol for apparatus 12. For example, apparatus 10 can be a personal computer having a USB card 38 and apparatus 12 can be a printer having a parallel or Centronics card 40. The smart cable 36 then translates the USB protocols of apparatus 10 into Centronics protocols of apparatus 12 and vice versa. The digital circuitry of the smart cable can be located within a connector 42 or a connector 44 of the cable or can be part of the cable 46, e.g. in the form of a dongle 48.

There are several examples of smart cables that are commercially available. For example, Methode New England provides smart cables with built-in termination, hot swap circuitry, and dongle integration. The Smart Cable Company of Tacoma, Washington produces a FC819/825 smart serial to parallel cable which automatically adjusts itself for serial to parallel or parallel to serial conversion. Logic Control, Inc. markets the IW 2000 Intelligent Wedge Cable which converts RS232 or decoded TTL serial data to keyboard data. Also, B&B Electronics Manufacturing Company markets the model USBP10 cable which allows USB ports to be coupled to parallel printers.

The problem with the current generation of smart cables is that they are only available for a limited number of rather simple protocol conversions, and they are not easily upgradable. Also, many of these devices require software drivers to be loaded onto a host computer in order to operate properly. Further, most of these devices require either a relatively large connector (such as Centronics connector), or a bulky dongle, to house the translation circuitry. This is because the translation circuitry as associated printed circuit (PC) board tends to be quite bulky.

In addition, even "smart" cables are not typically "plug-and-play." That is, typically drivers are required on the host computer to which the cable is attached to properly operate the smart cable. Therefore, the smart cables of the prior art tend not to be "transparent" from the user's point of view.

10

15

20

25

30

35

# Disclosure of the Invention

The present invention includes a smart, plug-and-play cable capable of transparently translating between two different communication protocols. The cables are preferably "plug-and-play" such that two devices can be coupled together for communication without the requirement that the user perform any special set-up steps in order for it to work. To implement this plug-and-play functionality, the smart cable of the present invention determines which communication protocols are required at each of its ports, and selects, activates, enables, or downloads the appropriate communication protocol drivers to enable proper operation.

More particularly, a protocol translation cable assembly of the present invention includes a first connector having a first plurality of pins, a second connector having a second plurality of pins, and an electrical cable coupling the first connector to the second connector, where the electrical cable includes a plurality of conductors. The protocol translation cable assembly further includes translation circuitry coupled to at least some of the plurality of wires of the electric cable at points between the first plurality of pins of the first connector and the second plurality of pins of the second connector. The translation circuitry preferably derives its power from the electrical cable such that separate power supplies are not required.

The translation circuitry further includes a first protocol processor communicating with the first connector and a second protocol processor communicating with the second connector, where the first protocol processor and the second protocol processor are coupled together for mutual communication. In operation, the first protocol processor is capable of communicating with a first apparatus via the first connector with the first protocol, and the second protocol processor is capable of communicating with the second apparatus via the second connector with a second protocol, where the first protocol is different from the second protocol.

There are a number of disclosed embodiments of the present invention. In the first embodiment, the first protocol is a first fixed protocol, such as a USB protocol, and when the second protocol is a second fixed protocol, such as an Ethernet protocol. In another embodiment of the invention, the translation circuitry includes memory coupled to at least one of the first protocol processor and a second protocol processor. The memory, which can be read only memory (ROM), random access memory (RAM), or both, can store program instructions to implement

The first term was two terms and the first terms are the first ter

5

10

15

20

25

30

various communication protocols. In one embodiment, a number of communication protocol drivers are stored in read only memory, and an appropriate driver is chosen from the library of available communication protocol drivers. In another embodiment of the present invention, an appropriate communication protocol driver is downloaded from an apparatus connected to the translation cable assembly and is stored in the random access memory. An appropriate communication protocol for each of its two ports can be determined by examining the signals on the pins of its connectors, as is well known to those skilled in the art.

A method for plug-and-play compatibility between a first apparatus capable of digitally communicating with a first protocol through a first apparatus connector and a second apparatus capable of digitally communicating with a second protocol through a second apparatus connector includes: detecting at a first apparatus connector a first communication protocol; enabling a first protocol interface in a first protocol processor; detecting at a second apparatus connector a second communication protocol; enabling a second protocol interface in a second protocol processor; translating digital communications provided at the first apparatus connector in the first protocol into digital communications at the second apparatus connector in the second protocol; and translating digital communications provided at the first apparatus connector in the second apparatus connector in the second protocol and digital communications at the first apparatus connector in the first protocol.

A single chip protocol translator in accordance with the present invention includes a unitary semiconductor substrate integrating translation circuitry including a first protocol processor and a second protocol processor. The first protocol processor and the second protocol processor are coupled together for mutual communication such that the first protocol processor is capable of communicating with external devices with the first protocol and such that the second protocol processor is capable of communicating with the external devices of the second protocol.

These and other advantages of the present invention will become apparent to those skilled in the art upon a reading of the following descriptions and a study of the several figures of the drawings.

### **Brief Description of the Drawings**

- Figs. 1A-1C are pictorial illustrations used in a discussion of the prior art;
- Fig. 2 is a perspective view of a smart cable in accordance with the present invention:
- Figs. 3A and 3B are top plan and side elevation views, respectively, of translation circuitry in accordance with the present invention;
  - Figs. 4A-4C illustrate different levels of integration and different form factors for the translation circuitry of the present invention;
- Fig. 5 is a block diagram of the protocol translation cable assembly of the present invention;
  - Fig. 6 is a more detailed block diagram of an embodiment of the present invention;
  - Fig. 7 is a block diagram of a first controller of an embodiment of the present invention;
- Fig. 8 is a flow diagram of the translation process of the present invention; and
  - Fig. 9 is a flow diagram of the plug-and-play process of the present invention.

20

25

30

### Best Modes for Carrying out the Invention

Figs. 1A-1C were discussed with reference to the prior art. In Fig. 2, a protocol translation cable assembly 50 in accordance with present invention includes a first connector 52 having a first plurality of pins 54, a second connector 56 having a second plurality of pins 58, and an electrical cable 60 coupling the first connector 52 to the second connector 56. The electrical cable 60 includes a number of conductors 62 for signals, power, ground, etc.

The protocol translation cable assembly 50 also includes translation circuitry 64 coupled to at least some of the wires of the electrical cable 60 at points between the free ends of a first plurality of pins 54 and the free ends of a second plurality of

KLSI1P001 Patent

10

15

20

25

30

35

pins 58. By this it is meant that the translation circuitry 64 is formed as part of the protocol translation cable assembly 50, and is not a separate component from the protocol translation cable assembly 50. Alternatively to being housed within a connector 52, the translation circuitry 64 of the present invention can be provided within a dongle 66 (here shown in phantom), as will be appreciated by those skilled in the art.

In the illustration of Fig. 2, the first connector 52 is a Universal Serial Bus (USB) connector which connects to a USB port for communication with a USB communication protocol. The connector 56, in this example, is an Ethernet connector which can connect to an Ethernet port for communication with an Ethernet communication protocol. Both USB and Ethernet communication protocols are well known to those skilled in the art.

While the present invention will discussed in terms of the example of Fig. 2, it should be noted that there are a great many types of communication protocols that are applicable to the method and apparatus for the present invention. In addition to USB and Ethernet protocols there are 1394 (Fire Wire), SCSI, modem, wireless, video, printer, and serial protocols, and more. It will therefore be appreciated that the methods and apparatus of the present invention are applicable to smart, "plug-and-play" cable assemblies where the cable communicates with a first communication protocol at a first end, and a second communication protocol at the second end. A specific implementation of the translation circuitry 64 is shown in a top plan view in Fig. 3A and in a side elevational view in Fig. 3B, which is a view taken along line 3B-3B of Fig. 3A.

Referring collectively to Figs. 3A and 3B, the translation circuitry 64 is supported by a PC board or substrate 68 having conductive "traces" which connects to the various components of the translation circuitry 64. Some of these components include a first protocol translator 70, a second protocol translator 72, and a number of other integrated circuits or small devices 74. Conductive fingers 76 connect the circuit board 68 to a first plastic connector 78, and connective fingers 80 connect the circuit board 68 to a second plastic connector 82. The first plastic connector 78 is coupled to the USB pins, while the second plastic connector is used to couple to the Ethernet side of the cable.

The various components of the present invention are preferably made with as small of a form factor as possible to permit the translation circuitry 64 to be enclosed within one of the end connectors of the cable assembly. In this example,

10

15

20

25

30

the translation circuitry 64 is fully enclosed within the metal housing of a USB connector 52. Alternatively, it could be housed within the Ethernet cable 56, or within a dongle 66.

In Figs. 4A-4C, four different "form factors" are illustrated. In Fig. 4A, a small, rectangular printed circuit board 68A holds three components 84, 86, and 88. In this example, device 84 is an integrated circuit which includes most of the translation circuitry but does not include, for example, circuitry such as a PHY circuitry 86. In addition, a transformer 88 may be required for certain (e.g. Ethernet) applications.

In Fig. 4B, a smaller form factor circuit board 68B includes a pair of devices 90 and 92. The device 90, for example, is a fully integrated translation circuit, while device 92 can be, for example, a transformer device.

In Fig. 4C, a still smaller form factor printed circuit board 68C holds a single integrated circuit chip 94 which includes all the necessary translation circuitry. Also, depending on the packaging type for the integrated circuit 94, the printed circuit board 68C may be eliminated to create a even smaller form factor. Therefore, a preferred embodiment of the present invention minimizes the number of individual devices to create as small as possible of a form factor. For example, the integrated circuit 94 alone can have a form factor of approximately 3/8 x 3/8 inches when using surface mount integrated circuit packaging technologies. However, with certain "packageless" technologies such as flip-chip and chip-on-board technologies, the form factor can be even smaller.

In Fig. 5, a block diagram of the electrical components of cable assembly 50 is illustrated. The translation circuitry 64 includes a first protocol processor 94 and a second protocol processor 96. The first protocol processor, in this instance a USB protocol processor, is coupled to the USB connector 52 by wires 98. The first protocol processor is also coupled to the second protocol processor 96, in this instance the Ethernet protocol process, by a number of conductors 100, typically conductive traces on the substrate PC board. The second protocol processor 96 is coupled to the Ethernet connector 56 by a number of wires 102.

When the USB connector 52 is engaged with a complimentary USB connector, USB protocol communication signals on pins 54 are transmitted via wires 98 into the USB protocol processor 94. These processed signals are placed on conductors 100 and further processed within the second protocol processor 96

10

15

20

25

30

35

to rate signals on wires 102. When connector 56 is coupled to a complimentary Ethernet connector, signals within Ethernet communication protocol are present on pins 58. Since the cable assembly 50 of the present invention is full-duplex, Ethernet-to-USB communication protocol translation operates in the same manner as described previously, but in the opposite direction.

In Fig. 6, a preferred embodiment for the first protocol processor 94 and the second protocol processor 96 are illustrated in block diagram form. In this embodiment, the first protocol processor 94 includes a first interface 104 and a first controller 106 that is coupled to the first interface 104 by conductors 108. Similarly, the second protocol processor 96 includes a second interface 110 and a second controller 112 coupled to the second interface 110 by wires 114.

The first interface 104 performs the communications with the USB device with which it is attached under the control of the first controller 106. The combination of the first interface 104 and the first controller 106 performs translation services which are provided to the second protocol processor 96 over wires 100. Similarly, the second interface 110 performs Ethernet communication services with an Ethernet apparatus to which it is attached under the control of the second controller, and the second controller 112 and the second interface 110 collectively provide translation services for the first protocol processor 94.

In the embodiment of Fig. 6, it can be assumed that the communication protocols of the cable assembly 50 are fixed. For example, the communication protocol can be USB at one end of the cable and Ethernet at the other end of the cable. However, as pointed out previously, other combinations are also possible. In this embodiment, the first controller 106 and the second controller 112 can be simple sequential logic devices such as state machines. Alternatively, the first controller 106 and the second controller 112 can be programmed microprocessors, as explained below.

In Fig. 7, an embodiment for a first controller 106' is illustrated in block diagram form. It should be understood that a second controller 112' (not shown) can be of similar design. The first controller 106' includes a microprocessor 114 which is coupled to a RAM 116 and a ROM 118. The microprocessor 114 also communicates with the first interface 104 through the conductors 108 and to the second controller 106 through the conductors 100. The advantage of using a microprocessor over a state machine is that the program stored in instructions of RAM 116 can be updated by downloading new instructions, communication

The state of the s

5

10

15

20

25

30

protocols, etc. from one or more of the apparatus to which the cable assembly 50 is attached. In addition, complex processes and multiple protocols can be efficiently handled using a microprocessor.

In Fig. 8, a process 120 for performing translation is illustrated in flow diagram form. The process 120 begins in the wait loop 122 where the controller is waiting for indication that some data is present at a connector of the cable assembly. If data is present at the first connector, the first protocol process is evoked with an action 124 of receiving and processing the data in the first protocol processor. Next, an action 126 processes the data in the second protocol processor and output its on the connector on the opposite side. Process control then returns to the wait loop 122.

If data is determined to be present at the second connector, the second protocol process is evoked wherein the data is received and processed in the second protocol processor in action 128, and it is then processed in the first protocol processor and an output in action 130. Process control then returns to the wait loop 122.

In this fashion, full-duplex operation of the cable assembly 50 permits the transparent translation between different communication protocols of two different apparatus. Data entering the cable assembly at one end with a first protocol is output at the other end with the second protocol, and data entering the second end with the second protocol is output from the first end with the first protocol.

In Fig. 9, the process 132 illustrates the "plug-and-play" process of the cable assembly 50 of the present invention. An interrupt loop 134 determines if either connector of the cable is plugged into an apparatus, or if the apparatus had just "powered-up." If the first connector has made such a connection, or on power-up, action 136 determines the communication protocol type of the device to which that first connector is engaged. Next, an action 138 enables a first protocol driver of the first protocol processor.

If the second connector is connected to an apparatus, or on power-up, an action 140 determines the protocol type of that apparatus. Action 142 then enables the second protocol driver, and process control is returned to the interrupt loop 134.

The "plug-and-play" capabilities of the present invention can be implemented in several preferred fashions. With additional reference to Fig. 7, a number or "library" of communication protocol drivers can be stored within the

KLSI1P001 Patent

ROM 118 and can be selected by the action 138 after the protocol type has been recognized by action 136. Analogously, a number of or library of communication protocol drivers can be stored within a ROM of the second controller 112 such that action 142 can choose the appropriate communication protocol driver from a library of drivers as determined by the protocol type in action 140. Alternatively, a number of communication protocol drivers an be downloaded into the RAM memory 116 or to non-volatile read/write memory such as flash memory (not shown).

Another embodiment of the present invention implements plug-and-play by downloading an appropriate communication protocol driver from the host machine to which it is connected. For example, when the USB connector is connected to a host computer, the host computer can download a current USB communication protocol driver to be stored in RAM memory. A similar process can also be performed on the Ethernet side of the translation circuitry. An advantage of being able to download drivers is that the cable assembly 50 can be upgraded with new drivers as they become available. However, this flexibility to improve the functionality of the cable assembly comes with the burden of having to install and update drivers on the host machines as they become available.

While the present invention has been described in terms of several preferred embodiments, it will be appreciated various modifications, permutations, and equivalents of these preferred embodiments will become clear to those skilled in the art upon a reading of the forgoing descriptions and a study of the drawings. It is therefore intended that the following appended claims include all such modifications, permutations, and equivalents as fall within the true spirit and scope of the present invention.

25

5

10

15

20

What is claimed is:

#### **Claims**

1. A protocol translation cable assembly comprising:

a first connector having a first plurality of pins;

a second connector having a second plurality of pins;

an electrical cable coupling said first connector to said second connector, said electrical cable including a plurality of conductors; and

translation circuitry coupled to at least some of said plurality of wires of said electrical cable at points between ends of said first plurality of pins of said first connector and ends of said second plurality of pins of said second connector, said translation circuitry deriving its power said electrical cable, said translations circuitry including a first protocol processor communicating with said first connector and a second protocol processor communicating with said second connector, said first protocol processor and said second protocol processor being coupled together for mutual communication, such that said first protocol processor is capable of communicating with a first apparatus via said first connector with said first protocol and such that said second protocol processor is capable of communicating with a second apparatus via said second connector with said second protocol, said first protocol being different from said second protocol.

20

5

10

15

- 2. A protocol translation cable as recited in claim 1 wherein said first protocol is a first fixed protocol and wherein said second protocol is a second fixed protocol.
- 25 3. A protocol translation cable as recited in claim 2 wherein said first fixed protocol is a USB protocol, and wherein said second fixed protocol is an Ethernet protocol.
- 4. A protocol translation cable as recited in claim 1 wherein said translation circuitry further includes memory coupled to at least one of said first protocol processor and said second protocol processor.

5. A protocol translation cable as recited in claim 4 wherein said first protocol is implemented with a first driver stored in said memory, and wherein said second protocol is implemented with a second driver stored in said memory.

5

6. A protocol translation cable as recited in claim 5 wherein said memory is a read-only memory including a collection of drivers, and wherein said processor determines an appropriate driver for at least one of said first driver and said second driver selected from said collection of drivers.

10

7. A protocol translation cable as recited in claim 6 wherein at least one of said first protocol processor and said second protocol processor determines an appropriate driver by an analysis of electrical signals present upon said plurality of pins of at least one of said first connector and said second connector.

15

8. A protocol translation cable as recited in claim 5 wherein said memory is a read/write memory including a collection of drivers, and wherein said processor determines an appropriate driver for at least one of said first driver and said second driver selected from said collection of drivers.

20

9. A protocol translation cable as recited in claim 8 wherein said at least one of said first protocol processor and said second protocol processor determines an appropriate driver by an analysis of electrical signals present upon said plurality of pins of at least one of said first connector and said second connector.

25

10. A protocol translation device as recited in claim 5 wherein said memory is a read/write memory, and wherein at least one of said first driver and said second driver are loaded into said read/write memory through at least one of said first connector and said second connector.

30

15

20

25

### 11. A system comprising:

a first apparatus capable of digitally communicating with a first protocol through a first apparatus connector;

a second apparatus capable of digitally communicating with a second protocol through a second apparatus connector; and

a cable assembly connecting said first apparatus to said second apparatus, said cable including:

a first connector having a first plurality of pins;

a second connector having a second plurality of pins;

an electrical cable coupling said first connector to said second connector, said electrical cable including a plurality of conductors; and

translation circuitry coupled to at least some of said plurality of wires of said electrical cable at points between said first plurality of pins of said first connector and said second plurality of pins of said second connector, said translation circuitry deriving its power said electrical cable, said translations circuitry including a first protocol processor communicating with said first connector and a second protocol processor communicating with said second connector, said first protocol processor and said second protocol processor being coupled together for mutual communication, such that said first protocol processor is capable of communicating with a first apparatus via said first connector with said first protocol and such that said second protocol processor is capable of communicating with a second apparatus via said second connector with said second connector with said second protocol, said first protocol being different from said second protocol.

12. A method for plug-and-play compatibility between a first apparatus capable of digitally communicating with a first protocol through a first apparatus connector and a second apparatus capable of digitally communicating with a second protocol through a second apparatus connector, said method comprising:

10

25

detecting at a first apparatus connector a first communication protocol;
enabling a first protocol interface in a first protocol processor;
detecting at a second apparatus connector a second communication protocol;
enabling a second protocol interface in a second protocol processor;

translating digital communications provided at said first apparatus connector in said first protocol into digital communications at said second apparatus connector in said second protocol through said first protocol translator and then said second protocol translator; and

translating digital communications provided at said second apparatus connector in said second protocol into digital communications at said first apparatus connector in said first protocol through said second protocol translator and then said first protocol translator.

- 13. A cable assembly for plug-and-play compatibility between a first apparatus capable of digitally communicating with a first protocol through a first apparatus connector and a second apparatus capable of digitally communicating with a second protocol through a second apparatus connector, said cable assembly comprising:
- a first cable connector adapted to be coupled to said first apparatus 20 connector;
  - a second cable connector adapted to be coupled to said second apparatus connector;

translating digital communications provided at said first apparatus connector in said first protocol is not digital communications at said second apparatus connector in said second protocol; and

translating digital communications provided at said second apparatus connector in said second protocol into digital communications at said first apparatus connector in said first protocol.

30 14. A single chip protocol translator comprising:

a unitary semiconductor substrate integrating translation circuitry including a first protocol processor and a second protocol processor, said first protocol processor and said second protocol processor being coupled together for mutual communication, such that said first protocol processor is capable of communicating with external devices with said first protocol and such that said second protocol processor is capable of communicating with external devices with said second protocol, said first protocol being different from said second protocol.

KLSI1P001 Patent

10

### Abstract of the Disclosure

A protocol translation cable assembly includes a first connector having a first plurality of pins, a second connector having a second plurality of pins, and an electrical cable coupling the first connector to the second connector, where the electrical cable includes a plurality of conductors. The protocol translation cable assembly further includes translation circuitry coupled to at least some of the plurality of wires of the electric cable at points between the first plurality of pins of the first connector and the second plurality of pins of the second connector. The translation circuitry preferably derives its power from the electrical cable such that separate power supplies are not required. The cable assembly therefore provides transparent "plug-and-play" capabilities.




FIG. 1A (PRIOR ART)




FIG. 1B (PRIOR ART)





FIG. 1C (PRIOR ART)







FIG. 3A






FIG. 4A




FIG. 4B




FIG. 4C




FIG. 5





FIG. 6






FIG. 8




FIG. 9

# DECLARATION AND POWER OF AllORNEY FOR ORIGINAL U.S. PATENT APPLICATION

Attorney's Docket No. KLS1P001

As a below-named inventor, I hereby declare that:

(Application Serial No.)

My residence, post office address and citizenship are as stated below next to my name.

I believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: PLUG-AND-PLAY DATA CABLE WITH PROTOCOL TRANSLATION, the specification of which, is attached hereto. 1. (check one)

		November 14, 1997	as
		tion Serial No. <u>08/970,992</u> ended on	
	3. was filed on		as
	International	PCT Application Serial No.	
	and was ame	ended on	
amended by any ame	endment referred to above.		ied specification, including the claims, as
Facknowledge the d	uty to disclose information	which is material to the examination of	of this application in accordance with Title
for patent or invento	or's certificate, or § 365(a) of tes, listed below and have	of any PCT International application we identified below, by checking the b	d) or § 365(b) of any foreign application(s) which designated at least one country other ox, any foreign application for patent or nat of the application on which priority is
Prior Foreign Appl	ication(s)		Priority Benefits Claimed? □Yes □No
(Appl. No.)	(Country)	(Filing Date)	
(Appl. No.)			Yes \[\]No
(Appl. No.)	(Country)	(Filing Date)	
			\text{Yes \text{\$\exitt{\$\exitt{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\exitt{\$\exitt{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\exitt{\$\text{\$\exitt{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\exitt{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\exitt{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\exitt{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\exitt{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\exitt{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\exitt{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\exitt{\$\}}}\exitt{\$\text{\$\text{\$\text{\$\exitt{\$\text{\$\text{\$\ti}\$}\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\tex
(Appl. No.)	(Country)	(Filing Date)	
I hereby claim the b	enefit under 35 U.S.C. §119	(e) of any United States provisional ap	plication(s) listed below:
(Application Serial I	No.) (Fi	ling Date)	

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s), or § 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

(Filing Date)

Prior U.S. Application(s)		
(Application Serial No.)	(Filing Date)	(Status - patented, pending, abandoned)
(Application Serial No.)	(Filing Date)	(Status - patented, pending, abandoned)
(Reg. No. 32,043); Albert 41,238); and Raymis H.	S. Penilla (Reg. No. 39,487); Brian R.	g Paul L. Hickman (Reg. No. 28, 516); Peter B. Martine Coleman (Reg. No. 39,145);; Dawn L. Palmer (Reg. No. attorneys to prosecute this application and to transact all
Send Correspondence To	Paul L. Hickman HICKMAN & MAI P.O. BOX 52037 Palo Alto, Californi	
Direct Telephone Calls T	o: Attorney Name at telep	hone number (650) 493-1600
belief are believed to be tru like so made are punishabl	ie; and further that these statements were n	ge are true and that all statements made on information and nade with the knowledge that willful false statements and the section 1001 of Title 18 of the United States Code, and that ation or any patent issuing thereon.
Sole or First Inventor:	Michael D. Rostoker	Citizenship: U.S.
Inventor's signature:	JA JANA	Date of Signature: April 7, 1988
Residence: (City)	Boulder Creek	(State/Country) <u>California/US</u>
Post Office Address:	108 McPherson Court, Boulder Creek, C	California 95006-9203
Lypewritten Full Name of Second Inventor:	Thei Sikgerthan	Citizenship: U.S.
Inventor's signature:	pellel-	Date of Signature: April 9, 1998
Residence: (City)	Mt. View	(State/Country) California/US
Post Office Address:	480 Bryant Avenue, Mt. View, Californ	ia 94040
Typewritten Full Name of Third Inventor:		Citizenship:
Inventor's signature:		Date of Signature:
Residence: (City)		(State/Country)

Post Office Address: